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Abstract 
This thesis paper details the design of a feedback control compensator device to suit a Buck 
converter. The apparatus that was used is a configurable experimental laboratory device 
made by the University of Minnesota. The author had aims to provide a fast and stable 
response to both input voltage disturbances and change in load resistance type disturbances. 
The voltage output was required to remain constant or return to steady state as fast as 
possible, without oscillation, after one of these types of disturbances. The design was found to 
work quite well but there is definitely scope for future students to improve the design or 
approach the project from an embedded systems perspective.   iii 
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Chapter 1   
1.1 Introduction 
Power Electronics is a very rapidly growing area in the field of Electrical Engineering. Devices 
that must be very power efficient, and have long battery life, whilst still being robust are 
common place in the modern world. DC-DC converters are to DC current devices what 
transformers are to AC devices. There are many types of these converters with various 
topologies and functionality. The control of converter devices, in order to achieve the system 
requirements for common applications is essential in order that the application functions as 
needed. At present Murdoch University teaches Power Electronics courses that seek to 
enlighten students about the basic workings of DC-DC converters, and switch mode power 
supplies. Study of controlling switch mode power supplies is currently limited and expansion 
of the course work to include these skills will improve the knowledge base of students who 
graduate from Murdoch University as Electrical Engineers. Teaching these concepts also has 
relevance to all four major disciplines of Electrical engineering that are taught at Murdoch. 
Control Students will find particular interest in the modelling aspects of DC converter control 
system design; Power students will find certain curiosity in the power transmission and 
delivery aspects of the design. The design will be of interest to industrial computer systems 
students in creating various interfaces by which to implement the control; and renewable 
energy students will find significance in the way that these control systems can be applied to 
the control of various renewable applications, for example solar energy.  
1.2 Project Outline 
The aim of this project is to develop a control application to attach to the Power Pole 
electronics laboratory board, which was developed by the University of Minnesota. Murdoch 
University is in possession of a number of the boards and already uses them to teach the 
basics of DC converters such as Buck; Boost; and the hybrid Buck-Boost. The University wishes 
to teach the students about control systems design for DC converters. In aid of this, an initial 
investigation of the modelling process required to begin control systems design for the 
converters is needed. Additionally the Power Pole Board is to be thoroughly investigated for 
its ability to interface with controllers implemented via various media. By choosing one type 
of converter topology and beginning the modelling and design process it is anticipated that a 
general understanding of control of DC converters is achievable.  
   2 
 
1.3 Project Objectives 
There are a number of specific tasks that are required of this project: 
1)  Undertake a literature review and comprehensively revise Buck converter theory and 
understand control design concepts 
2)  To linearize the Buck converter system, in continuous conduction mode, for small 
changes around a steady state DC operating point by implementing a dynamic 
average model  
3)  Model the system in a simulation package to determine critical values for control 
system design 
4)  Design of a feedback controller for the Buck converter using linear control theory, 
implemented on the previously linearized system 
5)  Evaluate designed systems response to load variation and input disturbance using a 
simulation package 
6)  Physical implementation of the design 
7)  Evaluation of designed system response to load variation and input disturbance by 
experimental means 
8)  Ensure the controller reacts to dynamic conditions by responding in a fast and stable 
manner, returning the system to its required setpoint whilst yielding zero steady state 
error 
9)  Analyse results for documentation and make recommendations for future users of the 
device 
1.4 Report Overview 
The layout of the report consists of a review of the buck converter topology in continuous 
conduction mode, followed by a discussion of the power pole board apparatus. A dialogue 
regarding control perspective analysis of buck converters to form a dynamic average model is 
undertaken, followed by a treatment of simulating the buck converter model using various 
software packages. An attempt to verify the model transfer function is discussed and the 
design procedure (and final design) for the feedback control compensator is presented. 
Results for both input and output disturbances are discussed with regard to the final design. 
Testing is completed for both simulation and experimental apparatus and the results are 
compared. Finally, the author offers conclusions on the project along with suggestions for 
future work and ways that the project may be improve1 
 
Chapter 2 Buck Converter Review 
2.1 Buck Converter Analysis in Continuous 
Conduction Mode 
Buck converters are step down converters. Illustrated in Figure 1a, adapted from [1],are 
components used to construct a basic Buck Converter. For the purpose of analytical 
assessment, drive circuitry of the MOSFET switch has been omitted. Therefore the MOSFET 
switch is either in an on (Figure 1b), or off (Figure 1c)  state, making input current of a 
pulsating or discontinuous nature[3].  
 
Figure 1 - Buck Converter in Continuous Conduction Mode 2 
 
The output current is continuous because of supply by the output inductor and capacitor 
combination to a resistive load. Presence of a ‘freewheeling’ diode allows current flow 
through the inductor when the MOSFET is in its off state. This relationships holds true if the 
inductor is always able to supply current to the load and does not reach a stage where       . 
If the inductor current reaches zero at any point in the cycle, then output current falls to zero 
also, becoming discontinuous. 
The two situations described are known as Continuous Conduction Mode (CCM) and 
Discontinuous Conduction Mode (DCM). It is often the case that DC-DC converter applications 
are designed to operate in CCM. For purposes of this thesis only steady state analysis, 
linearisation, and control of Buck Converters in CCM have been considered. This forms the 
basis of the steady state analysis that follows, along with the following set of simplifying 
assumptions [1]: 
1.  The equivalent series resistance (   ) of the capacitor has been neglected and there 
is a pure DC output voltage       ; 
2.  All diodes, transistors and passive components are ideal components ; 
3.  The input voltage (     is also a pure DC value; and 
4.  The Duty Cycle     remains constant 
Average values are represented by a capital letter and values with respect to time by lower 
case italic letters. 
When the switch signal   is equal to one, as in Figure 1b, it causes the MOSFET to conduct, 
allowing current flow through the inductor, hence through load ( ) and back to the source. 
Current in the inductor increases during this period. Figure 1(i) illustrates   in relation to time. 
The full cycle described by Figure 1b and c is represented by   , whilst the time when the 
switch is on (Figure 1b) can be given as Equation 1: 
           
Equation 1 – MOSFET switch on Time for Converter 
The time when the MOSFET is not conducting (Figure 1c) is then related by Equation 2: 
                . 
Equation 2 – MOSFET switch off time for converter 
Figure 1(ii) shows, that when the MOSFET is on, the voltage seen across the diode    is equal 
to the input voltage (    . When the MOSFET is off,    is zero, as the diode allows current to 3 
 
flow unabated. Average voltage across the diode is therefore given by     . Examination of      
Figure 1(iii) infers that, average inductor voltage is equal to zero. Using Kirchhoff’s voltage 
law, the sum of average voltages in the converter output loop must be equal to zero. The 
relationship is now as illustrated in Equation 3:  
                
Equation 3 - Voltage Output of Buck Converter with Relation to Duty Cycle 
Figure 1(iii) also leads to the conclusion that inductor voltage      pulses between Equation 4 
when the MOSFET is conducting and Equation 5 when the MOSFET is not conducting: 
               
Equation 4 - Inductor Voltage when MOSFET conducts 
          
Equation 5 - Inductor Voltage when MOSFET does not conduct 
Polarity of this voltage is negative due to the inductors inability to accommodate an 
instantaneous change in current direction. When the MOSFET is not conducting, formerly the 
positive side of our inductor is now connected, via the diode, to the negative of    . 
Consequently polarity of voltage, with unchanged current flow direction, is now negative [4]. 
Current flow through the inductor is in terms of its average value and ripple. The  ripple 
fluctuates about the average DC value in steady state conditions as per Equation 6 [1]: 
                            
Equation 6 - Inductor current of Buck Converter in Steady State 
The average value      is dependent upon load resistance. The ripple current              is a 
linear function in each on/off cycle dependent upon the inductor voltage      and therefore 
rises when the MOSFET does conduct and falls when the MOSFET does not. 
The ripple current peak to peak value      , which falls either side of the average value, is 
illustrated in Figure 1(iv). The ripple is determined using the two areas of inductor voltage, 
taken from Figure 1(iii), and found using Equation 7 and Equation 8 over leaf. 
   4 
 
      
 
                }        [1] 
Equation 7 - Change in Inductor Current when MOSFET Conducts 
      
 
                }        [1] 
Equation 8 - Change in Inductor Current when MOSFET does not conduct 
 Setting these two areas equal to each other is known as a volt-second balance, where volt-
seconds are reliant upon voltage applied to the inductor, and the time that voltage is applied 
for. The volt second balance is physically necessary for steady state conditions to be achieved 
and allows small ripple fluctuation around the average DC value [3].For demonstration 
purposes the ripple in Figure 1(v) is actually very large. 
The average capacitor current is zero at steady state. Since there are no other currents at the 
output side, using Kirchhoff’s current law, the average inductor current can be related using 
the expression in Equation 9. 
          
  
  [1] 
Equation 9 - Average Inductor Current of Buck Converter 
A Buck converter’s capacitor is designed with a large enough value that it can achieve a 
constant output voltage. As most current flowing in the converter circuit is of DC nature and 
capacitors present high impedance to low frequency (or no frequency) waveforms, this 
current passes through the load. Additionally the capacitor presents smaller impedance to the 
inductor ripple current than does the load resistance. It is therefore assumed that the 
relatively high frequency ripple current                 flows only through the capacitor. The 
relationship is illustrated by Equation 10 [1]. 
                      
Equation 10 - Capacitor Current for Buck Converter in Steady State 
The input current pulses between   , when the MOSFET is conducting and 0 when it is not, as 
demonstrated by Figure 1(vi). Average value of this input current is represented with respect 
to the average values of the inductor current, the output current, and the duty cycle by 
Equation 11. 
                [1] 
Equation 11 - Average Input Current of Buck Converter in Steady State 5 
 
Combining equations that describe both     and     yields a relationship for power output of 
the lossless converter in which the input power is equal to that of the output power, 
illustrated by Equation 12 [1]. 
                 
Equation 12 - Power Input and Output of a Buck Converter in Steady State (Lossless) 
This is an important relationship in the context of small signal analysis of the circuit with the 
purpose of frequency response modelling to assist feedback controller design. 
From the above analysis we can see that the power conversion ratio for a Buck converter 
operating in CCM depends on the duty cycle (D), and is independent from the output load. If 
however the load resistance increases past a critical point and the inductor current becomes 
discontinuous, then the CCM input to output relationships will no longer hold validity and the 
converter will enter DCM. A successful feedback controller adjusts the duty ratio to hold     at 
a constant desired level and allows CCM to continue for longer than would otherwise have 
been possible in open loop operations.  
   6 
 
2.2 Buck Converter Regulation with Pulse Width 
Modulation 
In the previous discussion, in order to simplify analysis, drive circuitry of the MOSFET was 
neglected. In reality the MOSFET is driven by an integrated circuit (IC) pulse width modulation 
(PWM) chip. The power pole board from the University of Minnesota used in this thesis does 
contain a PWM chip (UC 3824). Switching function  , introduced in Figure 1, is a time variant 
function      whose duty ratio (    ) or pulse width is modulated in order to regulate the 
converters output. It is pertinent to discuss how such a chip achieves a change in duty ratio, 
which is then fed to the MOSFET gate signal, to control voltage level. 
 
Figure 2 - Buck Converter Regulation Using PWM Output 
Figure 2(a) and (b) illustrates a Buck converter regulated using a feedback controller. The 
controller takes measurement of the output (   ) and compares this with a reference voltage 
or setpoint defined by the user. Any error between the two voltages is passed through an 
amplifier, which in turn outputs a control voltage represented by      . Inside the IC chip the 
control voltage is compared with a predefined ramp signal of constant frequency       , whose 
amplitude is   ̂   . Figure 2b illustrates this process and the output of the IC comparator. Output 
of the comparator, representing switching function     , fed into the MOSFET gate (from 
Figure 1) will equal to 1 if the relationship in Equation 13 is true, else it will be zero. 
           ̂    
Equation 13 - Control Voltage of a Buck Converter under feedback control 
    7 
 
Therefore MOSFET switch duty ratio can be described by the relationship illustrated in 
Equation 14. 
      
     
  ̂ 
  [1] 
Equation 14 - Duty Ratio with respect to control voltage and amplitude of constant frequency ramp voltage 
With the range of        limited between 0 and   ̂   the control voltage is able to dynamically 
and linearly determine the duty ratio     . Actually designing the feedback controller for 
regulating the output voltage is the topic of Chapter 7. 8 
 
Chapter 3 The Power Pole Board 
3.1 An Experimental Learning Tool 
The Power Pole board is an experimental power electronics laboratory apparatus that was 
developed by the University of Minnesota. The board is intended to be used in conjunction 
with the book, written by Professor Ned Mohan, Power Electronics: A First Course[1]. 
Murdoch University has several of these boards that are used to facilitate student learning in 
the unit ENG349 Power Electronic Converters and Systems. The board’s major feature is a 
configurable power-pole which is made up of two MOSFETs and two diodes. Drive circuitry for 
the MOSFETs and also protection circuitry are included on the board. PWM signals for control 
of the MOSFETs may be generated from the board or supplied externally.  Before 
commencement of this thesis project the experimental board had only been run in open loop 
mode.   
The power pole is able to be configured to several different converter topologies using three 
magnetics boards that bolt onto the main board. Possible topologies include: Buck; Boost; 
Buck-Boost; Forward and Flyback Converters. For the purpose of this thesis the focus will be 
on the Buck topology. All component designators refer to Table 5 of Appendix A (component 
designators, for example, have the form of J2 or S90, with no dash in between the numbers 
and refer to schematic labelling). Locations of components and test points on the board are 
defined in both Table 5 and Table 6 of Appendix A. All locations mentioned are with reference 
to Figure 54 in Appendix A (a numbered and lettered grid system A-M and 1-6 i.e. Grid 
location A-6 is employed).  
It is possible to perform experimental frequency analysis of the converter topology through 
injection of a small-signal AC control voltage. The board also has an attachment jumper which 
allows connection of a compensator for voltage mode control. The design of the compensator 
and its implementation for optimum voltage mode control are the topic of this thesis. This 
chapter discusses the major features of the power pole board in relation to its use and 
implementation of voltage mode control. Voltage mode control refers to the use of a 
converters output voltage, compared to an external set point, to determine control action in 
order to maintain that setpoint. 
3.2 Power-Pole Setup for Buck Converter Operation 
Figure 3 shows a block diagram of the Power-Pole Board including major features used in this 
project.  The source of the upper MOSFET and drain of the lower MOSFET are connected to 
screw terminals located on the board at E-3 and F-4 respectively. The anode of the upper 9 
 
diode and cathode of the lower diode are also connected to screw terminals (F-3 and E-4). For 
Buck converter operations only the upper MOSFET and lower diode are used to create the 
circuit configuration required. Figure 3 illustrates how the source of the upper MOSFET and 
cathode of the lower diode are linked to the midpoint (G-3) using a copper T-bar plate.  The 
midpoint is then connected via J2 (H-3) to one side of an inductor on the magnetics board 
(located between H-1 to K-1 and H-4 to K-4). The other side of the inductor is connected to 
the output capacitor and the load using J4 (K-2). It is possible to take measurement of the 
MOSFET voltage by connecting an oscilloscope differential probe to the DRAIN (probe) and 
the SOURCE (reference) test points located at E-2. The MOSFET source current is measured 
using the differential probe attached to the     (probe) and        (reference) test points 
(E-2). Voltage across the diode is measured with a differential probe attached to test points 
         (probe) and       (reference) located at E-4 [5]. 
 
Figure 3 - Block Diagram of Power Pole Board major Features to be used in Buck Converter Voltage Mode Control 
3.3 Signal Supply 
Drive circuitry of the MOSFETs, measurement and protection circuits all require a        DC 
supply signal. An isolated and separate power supply is employed for this purpose and 
connects to the board using the DIN connector J90 featured in the bottom left of Figure 3     
(A-6). The power from supply to board is controlled by switch S90 (B-6). A green LED (C-5) is 
provided on the board to indicate that        signal supply is being transferred to the 
board.  Protection fuses (C-6) F90 and F95 are employed to protect their respective      and  
     supplies [5]. 10 
 
3.4 Input Voltage  
Input voltage to the Buck converter is via an external source indicated by    in Figure 3. 
Connection points on the board      and     are located at A-1 and A-4 respectively. Two 
identical power supplies have been used for this thesis project to enable simulation of a 
disturbance in the input voltage. Dick Smith Electronics regulated power supplies with variable 
current limit up to      maximum is provided from   to     to the converter. There are test 
points for the input voltage provided on the board, located at D-1. For the purposes of this 
thesis the test points are read with a differential oscilloscope probe connected to      and 
reference to     [5], though depending on the application, this may not always be the 
required procedure. 
3.5 Load 
External loading of the Buck converter is via connection across terminals      and     (M-1 
and M-6). Loading of the Buck converter in this thesis was achieved with variable power 
resistors able to span from    to    , with a maximum current rating of     .  An on-board 
switched load (M-4 to M-6) with a fixed frequency and duty ratio of      and 10% 
respectively is provided and has a resistance of     [5]. This load is switched using the third 
switch of S30 (F-6) as indicated in Figure 3. For the purposes of this thesis the switched load 
has not been employed and a variable resistance is used for the experiments. Output voltage 
is measured at test points V2+ (probe) and COM (reference) which are located at L-1 on the 
board. 
3.6 MOSFET Drive Circuitry 
The MOSFET’s on the board are driven by IR2127 drivers (C-3 and C-4) made by International 
Rectifier. The drivers are located as close as possible to the MOSFETS and have built in current 
sensing equipment which employs a current sense resistor on the board (D-3 and D-5). The 
drivers react to MOSEFT overcurrent by terminating the gate drive voltage to the MOSFET[6]. 
This in turn will activate a fault signal in the driver which is connected to LED indicators at D-6 
on the board. IR2127 drivers are rated to supply between    and     drive voltage [6]. 
3.7 PWM Signal Generation 
The high side drivers require a PWM signal to operate. The Power-Pole board contains an on-
board PWM controller UC3824 which is located at I-5 and J-5 on the board. There is facility for 
an external PWM, whilst the state of switch S30 (F-6) will determine if the board uses a local 
or imported PWM signal, as illustrated in Figure 3. The UC3824 is connected so that a number 11 
 
of operating agendas are facilitated. Depending on the configuration of jumpers J62 and J63 
(bottom right of Figure 3 and K-6) the board operates in one of three modes: 
1.  Open loop mode in which no control is imposed on the system;  
2.  Voltage mode control in which output voltage is measured and PWM duty cycle 
adjusted to compensate for error from desired operating conditions;  
3.  Current mode control in which the reference value is the current flow through the 
output inductor and the PWM duty cycle is adjusted to achieve a desired value. 
When the board is operated in open loop mode the duty ratio is controlled with the RV64 
potentiometer (G-5), which is illustrated in Figure 3. The duty ratio is able to be varied from 4 
to 98%. Frequency with which the PWM fires can be varied using a small screw driver to 
manoeuvre the switching frequency adjustment potentiometer RV60, pictured in Figure 3. 
RV60 is located at J-5 on the Power Pole board.  
Because this thesis is focused only on voltage mode control of Buck converters, current mode 
control set up will not be discussed.  To allow voltage mode control the jumpers J62 and J63 
must be configured as demonstrated in Figure 4.An explanation as to how the voltage mode 
controller is designed and a prototype built is reserved for Chapter 7. 
 
Figure 4 - J62 & J63 Configuration to Enable Voltage Mode Control (Adapted from [7]) 
3.8 Open Loop Frequency Analysis of Buck 
Converter 
The Power Pole board provides the ability to run a frequency analysis of any converter 
topology that is configured. Frequency analysis is achieved by the injection of a small 
sinusoidal voltage into J64 which is located at H-5 on the board [5]. A frequency analysis is 
performed on the Buck converter and is discussed in detail in Chapter 6.12 
 
Chapter 4 Control Perspective Analysis 
of the Buck Converter 
4.1 Dynamic Average Modelling of the Circuit 
When analysing a Buck converter circuit from a feedback control design perspective, the 
functions performed by that circuit are considered. The converter functionality is modelled as 
a simple equivalent circuit. This modelling technique allows the use of well-known circuit 
analysis techniques to assess only dominant DC components of circuit waveforms and ignore 
the small switching ripple. 
 
Figure 5 - Terminal Quantities of a Buck Converter  
In order to achieve this, a model known as the DC transformer model is applied. Applying the 
model allows simple and efficient description of important quantities within the Buck 
converter, and can be used with any switching converter. Figure 5 shows that the basis of any 
switching converter is made up of three ports: power input, power output and control input. 
A Buck converter average model makes the following assumption: the converter is ideal and 
therefore all functions are performed with 100% efficiency. From the review in Chapter 2 we 
should remember that in an ideal situation with no losses Equation 12 illustrated that: 
                
From which we may also conclude an ideal power system transfer, given by Equation 15.   
          
Equation 15 - Power Relationship of Buck Converter 
It is noted at this point that DC relationships are only valid when the converter is functioning 
in steady state. When the converter is in a transient stage, changes in the charge stored in 13 
 
both capacitors and inductors lead to the violation of these ideal equations. Returning to the 
analysis from Chapter 2 confirms that the relationships given in Equation 3 and Equation 11 
also hold true in steady state conditions and continuous conduction mode. 
           
          
These same equations are illustrated in Figure 6 by a current controlled current source and a 
current controlled voltage source. 
 
Figure 6 - Buck Converter Equivalent Using Dependent Sources 
When the equations above are compared to those of an ideal transformer, illustrated in 
Figure 7, a striking similarity is found. Assume that turns ratio of the transformer is given by N 
and that voltage at the secondary and primary are given by     and      respectively. Currents 
are given by    and   , leading to the set of equations  illustrated in Equation 16 [8]:  
           
         
Equation 16 - Voltage and Current Relationships of an Ideal Transformer 
 
Figure 7 - Ideal Transformer 14 
 
Observing this outcome the DC to DC converter MOSFET and diode switching mechanism can 
be modelled as an ideal transformer. The transformer’s turns ratio     is representative of 
the controlling pulse width modulators duty cycle     [4]. 
 
Figure 8 - Formation of a Dynamic Average Model for a Buck Converters Switching Power Pole 
Figure 8 [1] illustrates a simplified ideal transformer model of the switching mechanism, which 
has been applied to a Buck converter. The input port is labelled as voltage port, represented 
by subscript   . The output port is the current port and represented by subscript   .  
Figure 8(a) represents the converter with a MOSFET/diode switching power pole in place. The 
MOSFET is fed a gate signal of      whose duty ratio is determined by      , with respect 
to      , as discussed in Chapter 2. Figure 8(b) shows average relationships between the 
steady state DC values at each port of a transformer model (DC steady-state values are 
represented by a capital letter   ). The transformer is a hypothetical and mathematical 
representation of relationships that govern a Buck converter’s switching power pole, it can 
pass DC and AC voltages/currents. This is not possible with a real transformer and is 
symbolically signified with the combination of straight and sinusoidal lines at the bottom of 
the transformer.  There is no electrical isolation between the voltage and current ports of a 
Buck converters switching power pole, accordingly the windings of the transformer are linked 
at the bottom. Assumptions are that voltage at the voltage port may never become negative 
and   will be limited in range from 0 to 1. Relationships identical to those discussed in 
preceding discussion now yield Equation 17. 
              
           
Equation 17 - Voltage, Current and Duty Cycle relationships of a Buck Converter at Voltage and Current Ports 15 
 
When dynamic conditions occur the switching power pole from Figure 8(a) can be replaced by 
the average model from Figure 8(b). This yields a time variant dynamic averaged model where 
all values represented are in average form. Average values are represented by letters with a 
bar on top (   ̅), and again the same set of transformer equations are derived giving Equation 
18 and Equation 19. 
 ̅             ̅      
Equation 18 - Voltage at Current and Voltage Ports of a Buck Converter with relation to changing duty cycle 
 ̅                   
Equation 19 - Current at Voltage and Current Ports of a Buck Converter with relation to changing duty cycle 
Looking at this model in Figure 8(c) the relationships according to the transformer model hold 
as discussed. Moreover, the time variant      is able to be altered dynamically using the 
control voltage as related in Chapter 2. 
 Average switching models can be extended by the addition of capacitive, inductive, and 
resistive components to round out the circuit. Furthermore copper losses incurred by the 
inductor, as well as semiconductor conduction losses may be modelled. For the purpose of 
this thesis it is assumed that all components are considered ideal. 
Figure 9 shows the average dynamic model of a Buck Converter.  Again it must be stressed 
that the model represented here is only valid for CCM operations. It is possible to form 
equations to describe the model behaviour in DCM but that is beyond the scope of this thesis. 
 
Figure 9 - Buck Converter Average Dynamic Model 
4.2 Linearisation and Small Signal Representation of 
the Dynamic Averaged Model 
Using a dynamic average model it is now possible to analyse the converter circuit using 
methods which allow use of linear control theory to design an efficient feedback controller. A 
switching converter is a non-linear system; therefore in order to employ linear control theory 16 
 
a small signal linearized model is constructed, amenable to manipulation by such theories. 
Linearisation is achieved by the addition of small signal perturbations to the average model 
about a quiescent operating point. When using the small signal perturbations an average of 
the switching waveforms over one switching cycle is assessed.  
The circuit analysed for purposes of this thesis essentially involves two elements which 
introduce nonlinearities into the system. These are the pulse width modulator and the power 
stage of the converter. It is possible to linearise each part of the system separately, to be 
included in a closed loop model with all other components later.  
4.2.1  Power Stage Linearisation in CCM 
Firstly the power stage of the Buck converter is linearised. In order to achieve this, dynamic 
average models for the switching power pole, as in Figure 10 [1], are employed. Small signal 
perturbations are denoted by letters with a tilde on top (  ̃ .  
 
Figure 10 - Linearisation of the Buck Converter Switching Power Pole 
Using assertions made earlier in the chapter about dynamic average models, equations are 
now written for all the average quantities in Figure 10, giving results shown in Equation 20 [1]. 
 ̅            ̃    
 ̅                 ̃      
 ̅                 ̃      
 ̅               ̃      
 ̅               ̃      
Equation 20 - Average Quantities of Voltages and Currents in Dynamic Average Buck Converter Model 
Writing relationships in Equation 20 into the duty cycle to current relationship, and duty cycle 
to voltage relationship, given in Chapter 2, allows the combination of small signal and steady-
state values in Equation 21. 17 
 
 
 
Equation 21 - Small Signal and Steady State Combined Voltage/Current and Duty Cycle Relationships 
Steady-state and small signal AC quantities are separated. The product of any small signal AC 
quantities is dropped as these are assumed to be very small and become negligible for the 
purpose of this analysis [3]. Having completed these steps yields both steady-state and a small 
signal models, given by what the reader will recognise as Equation 17 and Equation 22 
respectively.  
              
            
The small signal model is very useful for deriving a transfer function describing the converter 
power stage. 
  ̃         ̃       ̃     
 ̃       ̃       ̃    
Equation 22 - Small Signal Perturbation of Buck Converter Power Stage 
 
Figure 11 - Linearised Model of Buck Converter in CCM 
Small signal average representation of a Buck converter is illustrated in Figure 11 [1]. Here the 
complete model inclusive of inductor, output capacitor, the capacitors ESR (r), and the load 
resistance is presented. Dependent sources describing switching relationships, where duty 
cycle directly affects input current and output voltage (described by Figure 6), are included for 
ease of understanding. Because a constant input voltage (DC) is assumed the small signal 
perturbation   ̃   is zero.  
𝑉 𝑐𝑝   𝑣 ̃𝑐𝑝   𝐷𝑉 𝑣𝑝   𝐷𝑣 ̃𝑣𝑝   𝑑 ̃𝑉 𝑣𝑝   𝑑 ̃𝑣 ̃𝑣𝑝 
𝐼𝑣𝑝   𝑖̃𝑣𝑝    𝐷𝐼𝑐𝑝   𝐷𝑖̃𝑐𝑝   𝑑 ̃𝐼𝑐𝑝   𝑑 ̃𝑖̃𝑐𝑝  0 
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4.2.2  Equivalent Circuit and Transfer Function of the Converter 
An equivalent circuit is formed to give a simplified version of this model, which is then used in 
the power stage transfer function derivation. Figure 12 demonstrates how this equivalent 
circuit is implemented. Small signal equivalent   ̃   can also be written as   ̃    and is used to 
derive the power stage transfer function [9].  
 
Figure 12 - Equivalent Small Signal Circuit for Buck Converter 
The transfer function for the power stage (
  ̃ 
  ̃) of a Buck Converter is illustrated by Equation 23 
adapted from [1]. A full derivation of the transfer function is given in Appendix B. 
       
  ̃ 
  ̃      
       
       ( 
      )     
   
Equation 23 - Transfer Function for Buck Converter Power Stage 
The transfer function has several notable characteristics. A short review of these types of 
characteristics and Bode plot theory is found in Appendix C. Applying knowledge about Bode 
plots included in Appendix C allows conclusions to be drawn about the Buck converter 
transfer function in Equation 23. The transfer function has a low frequency magnitude 
asymptote at     with a resonant peak which occurs at    . Because the transfer function 
includes the ESR of the capacitor the quality factor is lower than calculated using Equation 70 
from Appendix C [4]. All parameters for the Buck converter used in this thesis are summarised 
in Table 1 below: 
Table 1- Model Parameters of Test Buck Model 
                          
     
                           
           )    V    V                                 
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 The pole-zero map of the transfer function in Figure 13 indicates that the poles occur 
at             , after which magnitude begins to fall at             , with phase tending 
toward      .  However after the frequency       , at which the zero occurs, magnitude 
slope is reduced to             , while phase begins to tend toward                  
     [10]. If simulation does not yield these results then it is safe to assume that the 
simulation model constructed is flawed or invalid for some reason.  
 
Figure 13 – MATLAB Pole Zero Map of Buck Converter Transfer Function 
4.2.3  Pulse Width Modulator Linearisation 
The University of Minnesota Power Pole experimental board includes a high speed PWM 
integrated circuit chip (UC3834) that produces a pulse width modulated signal used to drive 
the MOSFET of the Buck Converter[5]. The basic workings of the chip to produce a PWM signal 
is discussed in Chapter 2 and yields the result       
     
  ̂ 
 [1]. Using that knowledge and with 
reference to Figure 14 [1] a linearised model of the PWM is able to be formed. 
 
Figure 14 - Linearisation of UC3824 PWM IC 20 
 
Control voltage, when compared to the constant frequency ramp voltage as in Figure 14a&b, 
gives the pulse width modulated signal     . Letting the control voltage equal its steady state 
operating point plus a small signal disturbance around that point gives Equation 24. 
                ̃     
Equation 24 - Control Voltage in Terms of Steady State and Small Signal Values 
Writing the finding for Equation 14 in terms of small signal disturbance yields Equation 25 
 
 
 
Equation 25 - Duty Cycle in Terms of Steady State and Small Signal Disturbance 
The small signal term on the right of the equation is written in terms of the small signal duty 
cycle change to give Equation 26. 
  ̃     
  ̃    
  ̂  
 
Equation 26 - Small Signal Duty Cycle with Respect to Control Voltage and Ramp Amplitude 
Performing a Laplace transform and rearrangement for standard form will yield a transfer 
function for the pulse width modulation unit as shown in Equation 27. 
  ̃   
  ̃    
 
 
  ̂  
 
Equation 27 - Transfer Function for Pulse Width Modulation Unit 
The transfer function is a straight gain, illustrated in Figure 14c and is given by Equation 28.  
         
 
  ̂  
 
Equation 28 - Transfer Function Gain of PWM 
 The UC3824 has a known valley to peak amplitude which may be read from its data sheet, 
provided by Unitrode/Texas Instruments. The ramp valley to peak is 1.8V [11]. Using Equation 
28  it is possible to calculate actual gain of the PWM converter in Equation 29. 
         
 
  ̂  
 
 
   
        
Equation 29 - Gain of PWM unit 
𝑑 𝑡   
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All non-linearity in the Buck Converter system is now accounted for. Application of methods 
for dynamic averaging and small signal representation of the circuit enable linearisation 
around a quiescent DC operating point. This method negates the influence of small switching 
ripple in the analysis of the circuit, whilst gaining tractable and useful relationships by which 
to describe the circuit’s behaviour.  Having relationships to simply describe the circuit is useful 
because models can be implemented in computer simulation programs such as MATLAB and 
OrCAD’s PSpice. These programs are helpful to gain an idea of Bode Plot characterising the 
system.  Simulators also have the powerful potential to model and test the system once a 
controller has been designed. Simulation of the Buck converter Power-pole system is the 
subject of the Chapter 5. Results gained in Chapters 4 and 5 are then combined with control 
design methods in order to evaluate an effective feedback control regulator in Chapter 6.22 
 
Chapter 5 Simulating the Buck Converter 
Dynamic Average Model 
5.1 Intusoft - ICAP 
Simulators are powerful tools for the purpose of exploring functionality and behaviour of 
electric circuits. For the purpose of this thesis, functionality of the circuit’s frequency response 
needs to be analysed. Analysis results are used to design a controller whose transfer function 
will enable fast, stable, and accurate closed loop response to dynamic load resistance changes 
and/or input disturbances.  Further discussions of the techniques used in controller design are 
documented in Chapter 7.  
There are many types of simulators that can be used to model a converter system such as the 
Buck converter focused on for this thesis.  Several attempts have been made at modelling the 
Buck Converter system of the Power-pole board, using software packages, with varying 
degrees of success. The first software package used was Intusoft’s ICAP program. This 
program allows users to place electrical parts graphically, to form workable circuits, and offers 
a wide range of analyses useful for solving circuit problems and viewing behaviour. ICAP is 
commonly used by students at Murdoch University to observe the behaviour of simple 
circuits.  
From Chapter 3 the reader will remember that the Buck converter on the Power Pole board 
has its own unique set of parameter values. These parameters are used in simulation and 
summarised in Table 1 which the reader will remember from the previous chapter. 
Table 2- Model Parameters of Test Buck Model 
                          
     
                           
           )    V    V                                 
 
Using the knowledge of Bode Plots from Chapter 4 and the Power Pole Board Parameters 
from Table 1 the following behaviour is expected from the Buck converter transfer function 
frequency response simulation analysis. At low frequency the magnitude plot will be     
or        . The resonant peak whose height from the low frequency asymptote is 
determined by the quality factor   is theoretically      using Equation 70. However because 
the model has included some ESR for the capacitor it is likely that   will be much less than this 23 
 
value [4]. Following the resonant peak at             the magnitude plot falls away at 
             until the effect of the zero          introduced by the capacitor ESR kicks in 
to reduce the slope to              at higher frequencies. Phase at low frequency will 
experience an asymptote of    and will fall toward       after the poles at the    . Effect of 
the zero is seen again at higher frequency as the phase plot tends toward      after an 
addition of     to the original       high frequency asymptote. 
A first attempt to simulate the simplified dynamic average model with ICAP yielded 
inconclusive results. The modelling process has been discussed in Chapter 4. Parts E1 and F1 
in Figure 15 are a voltage controlled voltage source and current controlled current source, 
respectively, which are used to describe switching relationships in dynamic average modelling. 
The setup of this dynamic average (ideal transformer) model was designed using information 
from the Working with Models article [12].  
 
Figure 15 - Attempted Dynamic Average Model using ICAP 
Figure 16 shows the magnitude and phase plots of ICAP’s small AC signal analysis.  A major 
problem is that this analysis does not appear to linearise the model around a steady DC 
operating point. Rather the simulator simply ignores all DC sources and performs the analysis 
with only the small signal injected source, which had a value of 1V AC [1]. This led to an offset 
magnitude plot at all frequencies throughout the sweep from 10 to 100    . Magnitude of 
the power stage Bode plot at certain frequencies is very important in controller design, as 
discussed in Chapter 7, so this is an undesirable result for the simulator to introduce. 
Magnitude should begin at         , therefore it is concluded that the model used here is 
flawed and of little use for successful controller design for the Power Pole board Buck 
converter. The phase angle plot agreed with expectation as DC steady state operating point 
was not influential at all on this value (DC has no phase or 0 phase). 24 
 
 
Figure 16 - Bode Plots of Buck Dynamic Average Model Simulated in ICAP 
Figure 17 illustrates the author’s second attempt at an ICAP dynamic average model. Results 
were almost identical to those of the first model. It was later discovered that the sub-circuit of 
the ideal transformer is identical to the dependent sources circuit created in the first model. 
The models are therefore essentially exactly the same circuit. For this reason the second 
model also provides inconclusive results and does not warrant further discussion. There is 
little use for either model in the context of control design. This is because magnitude, at 
critically chosen points of the converter transfer function are important for designing 
parameters of the feedback control loop. Controller design is discussed in full in Chapter 7.  
 
Figure 17 - Buck Converter Dynamic Average Model Attempt in ICAP with Ideal Transformer from ICAP Libraries 25 
 
Figure 18 demonstrates an attempt by the author at modelling the small signal equivalent 
circuit as it appears in Figure 12. This resulted in a more sensible magnitude plot, when the AC 
source used for stimulus was multiplied by the DC steady state input value before running the 
simulation. Plots of the AC analysis, shown in Figure 19, yield results more akin to those 
expected from the transfer function Buck converter model. The author is unsure whether this 
was a correct modelling procedure or a useful model at all. Such a model is difficult to add to 
and is really only sufficient for determining frequency response of the converter system. 
Simulation and testing of this model may prove difficult for control implementation as it is 
uncertain whether linearisation takes place in the simulation. With no way to adjust the duty 
cycle, dynamic testing of any controller design would also prove impossible. 
 
Figure 18 - Small Signal Equivalent Model in ICAP 
 
Figure 19 - Bode Plot of Frequency Response for AC Equivalent Circuit Model of Buck Converter 26 
 
5.2 MATLAB 
Having limited experience with the Spice syntax in which ICAP files are written, the author 
decided to try and model the system with the more familiar MATLAB software.  
The transfer function for a Buck converter equivalent circuit that is discussed in Chapter 4, and 
derived in Appendix B, is used to implement the model. Because MATLAB has a text based 
programming style the model may be entered directly if parameters for various components 
are known. MATLAB can then generate Bode Plots for frequency response of the transfer 
function entered. Because the equivalent circuit power stage transfer function is derived from 
the dynamic average model it is an ideal representation of how the system will react to a 
range of frequencies of small signal AC perturbations in duty cycle. 
Appendix D exhibits all MATLAB code required to simulate a Power Stage frequency response 
of the Buck Converter. Inputs and components of the system are defined in a variable 
declaration at the top of the MATLAB M-file. This makes the program useful for modelling 
converters with various component values or input voltage. Variable values can quickly be 
altered to analyse any Buck converter of interest. MATLAB is recommended as a simulation 
tool for this task as it allows quick and easy access to Bode plots whilst allowing a user to 
easily change any values of components, inputs, or the frequency over which the system is 
investigated. 
Figure 20 illustrates the frequency response of a Buck Converter modelled using MATLAB 
code.  MATLAB magnitude begins at approximately       , unlike the ICAP model which 
disregards the DC input voltage     for frequency response. As anticipated resonance is 
observed at approximately      .This is due to the transfer function of the converter having 
dual poles, or a quadratic function of   in the denominator. The lowest point in the phase 
is       and occurs at     .  
MATLAB appealed to the author as an appropriate medium to model the system and aid in 
design of a controller to suit. Using knowledge of control loops and methods such as the K-
factor approach [2] it is possible to use the frequency response simulation from MATLAB to 
optimise a closed loop for stability and response to changing load resistance or input voltage. 
Further discussion of the controller design and the techniques employed is left for discussion 
in Chapter 7. 27 
 
 
Figure 20 - MATLAB Buck Converter Frequency Response 
5.3 PSpice  
Whilst modelling the converter system with MATLAB was successful, the author felt that an 
electrical simulator is beneficial to test the system as a circuit before implementation with the 
actual Power Pole board. The University of Minnesota along with OrCAD have developed a 
library of ready-made converter simulations for various converter types. One of these is a 
Buck Converter. Using this software the author was able to simulate a Buck converter with a 
dynamic average model. It is possible to extend the dynamic average model to include a 
controller or compensator using these ready-made schematics. 
Figure 21 illustrates the dynamic average model from the OrCAD converter library. Values for 
the Power Pole Board Buck converter are inserted via a parameter listing to the right of the 
schematic. The parameters can be changed to suit the values of any Buck converter that is 
modelled.   28 
 
 
Figure 21 - Buck Converter Dynamic Average Model in PSPICE  
Frequency response for the PSpice dynamic average model of the Power Pole board Buck 
converter is demonstrated in Figure 22 overleaf. Like the MATLAB simulation, values for the 
low frequency asymptotes of both phase and magnitude are as expected (   and 
approximately       ) respectively. Resonance is observed in the magnitude plot at       
which is acceptably close to the expected      . The lowest point in the phase plot occurs at 
approximately      and      . 
Having gained similar results from two different simulation packages using the dynamic 
average model and its subsequent transfer function is encouraging for the validity of the both 
the model itself and its implementation using the simulation software. Either of the packages 
allows the user to observe frequency response of the system accurately. Controller design is 
now undertaken which is the subject of Chapter 7. The simulation packages are further 
employed in design and testing of the control compensator and discussed in relevant 
Chapters. 29 
 
 
Figure 22 - Frequency Response of Buck Converter Dynamic Average Model Using PSpice 
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Chapter 6 Experimental Transfer 
Function Verification 
Before embarking on the design of the controller an experiment to verify the transfer function 
Bode plots is undertaken. In order to achieve this an experiment adapted from the Power Pole 
Board manual, published by the University of Minnesota, is used [5]. The experiment is 
summarised below. 
6.1 Prepare the Setup for Open Loop 
  Construct Buck converter on Power Pole board as required by Figure 3 
  Connect and turn on +/-12V signal supply using DIN connector at A-6 (Figure 54 
Appendix A)  and ensure that correct functionality is being achieved by noting the  
presence of green LED indicator at C-5 (Figure 54 Appendix A) 
  Adjust Duty ratio to 50% using RV64 at location G-5 (Figure 54 Appendix A);  
Verify with oscilloscope: 
             ; 
            
  
   
  When the actual adjustments were made the value closest to 50 % 
duty cycle that could be reached was                       .  
  Ensure that switched load is off so set S30 (at F-6 Figure 54 Appendix A), Selector 
Switch Bank : 
 1 = up; 2 = down; 3 = down; 4 = down 
  Adjust variable load resistance to 10Ω and attach load to J21 (V2+) at location M-1 
(Figure 54 Appendix A) and J22 (com) at location M-6. 
  Apply 24.01 volts (measured with Protek Multi-Meter (506 Model)) at V1+ and 
common (A-1 and A-4 of Figure 54 in Appendix A) 
6.2 Measurements in Open Loop 
  A copy of the waveforms is made and is illustrated in Figure 23 
  The square wave is indicative of the PWM signal on channel  1, at 50% duty cycle 
  The DC voltage is indicative of the output voltage of the Buck converter on channel 2 
at 12.2 volts which is expected from 50% duty cycle 31 
 
 
Figure 23 - Open loop measurements to confirm duty cycle settings for Buck converter on Power Pole board 
6.3 Preparing the Set Up to Find 
   ̃   
  ̃    
  First ensure the input voltage supply V1+ and the signal supply are turned off 
  Jumper cover J64 is removed (location H-5 of Figure 54 in Appendix A)  
  Switched load is turned off (switch 3 = down on S30)(at F-6 Figure 54 Appendix A) 
  The function generator is attached to J64 after first being set to 200mV peak to peak 
(50Hz) to give vi 
6.4 Measurement for Buck Transfer Function 
  Measurements are  taken for magnitude and phase shift between vi (d) and vo (V2+) at 
frequencies from     to       
  For magnitude vo is divided by vi and then converted to decibels in the usual manner 
discussed in Appendix C 
  For phase the vi value is subtracted from the vo value in the manner of dealing with 
division of phase angles 
  Adjustment of time and volts settings on the oscilloscope is necessary during the 
experiment  
Initially experimental results were disappointing. No resonant peak can be seen at frequencies 
of 50 Hz and above, as suggested by the UMN manual. However, upon turning the frequency 
right down to     and increasing from that point a resonant peak is found. Figure 24 and 
Figure 25 show results of the experiment when compared to the theoretical transfer functions 
obtained from the MATLAB simulation. It is clear that very different results are yielded for 
both phase and magnitude plots. This is somewhat confusing and so an analysis of uncertainty 
in the measurements is undertaken. 32 
 
 
 
Figure 24 - Phase of theoretical transfer function vs. experimental measurements 
 
Figure 25 - Magnitude of theoretical transfer function vs. experimental measurements 
Figures 26 and 27 show the combined uncertainty analysis performed on results of the 
experiment. The reader will note that despite variation in results due to measurement 
uncertainty the trend of experimental results remains the same. Results labelled plus are the 
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worst case deviation from the actual results in the positive direction, while results labelled 
minus are the worst case deviation from the actual results in the negative direction. 
 
Figure 26 - Uncertainty analysis of transfer function verification experiment results for phase 
 
Figure 27- Uncertainty analysis of transfer function verification experiment results for magnitude 
A detailed literature review confirmed  that small signal AC magnitude and phase 
measurements are usually made with a device known as a network analyser or frequency 
response analyser[4]. Both Erickson and Venable recommend the use of a network analysis 
device. The only reference to the use of an oscilloscope for this purpose is made in a 
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superseded version of the University of Minnesota Power Pole board laboratory manual 
(2004). In this version there is an experimental procedure described similar to the one used 
above. However in the most up to date version [5] makes no mention of using an oscilloscope 
to find the transfer function, only a simulator and theoretical values are used to achieve this. 
The author interpreted the removal of this indicative that more effective and efficient 
methods of transfer function verification are required. 
In his description of network analysers Erickson reports  that such a device “performs the 
function of a narrow band tracking voltmeter” [4]. Erickson goes onto explain that the 
“narrowband tracking voltmeter feature is essential for switching converter measurements; 
otherwise switching ripple and noise corrupt the desired sinusoidal signals and make accurate 
measurements impossible” [4]. The author concludes that, without a network analysis device, 
measurements taken for experimental transfer function verification are most likely corrupted 
by noise and the Buck converter switching ripple. Such corrupted experiment results can find 
no useful purpose in describing the converter system or in the design of feedback control for 
it.35 
 
Chapter 7 Design of Feedback Control 
Compensator 
After successful modelling of the Buck Converter system, a control feedback loop 
compensator is designed to suit the power stage transfer function (      in Figure 28); PWM 
transfer function (        in Figure 28); and sensing equipment (   in Figure 28) that will 
comprise the loop (Gain from the sensing equipment      is small (0.2)). The sensing 
equipment gain is introduced by an operational amplifier and is used to condition the voltage 
signal measured at the output before it is passed to the feedback control compensator. The 
implementation of control and the various devices used are discussed later in this chapter.  
 
Figure 28 - Small Signal Representation of Buck Feedback Control Loop 
 Figure 28 illustrates the block diagram of the loop. In a DC converter the reference 
perturbation   ̃         will be zero because the output voltage is regulated at a constant level. 
The transfer function of the controller is given by         . Because the system will run as 
closed loop we must be concerned with the response of this closed loop to various stimuli. 
Remembering that the system has been linearised around a quiescent operating point to give 
the small signal model, linear control theory can be applied.  Linear control theory dictates 
that transient response to a step change in set point for Figure 28 is given by the closed loop 
transfer function Equation 31. A derivation for the closed loop transfer function is given in 
Appendix B. 
  ̃    
  ̃        
  
                     
                           
 
Equation 30- Equation for closed loop transfer function of Buck Converter under feedback control 
The stability and flavour of the response are determined by the denominator polynomial set 
equal to zero, which is known as the ‘characteristic equation’.  36 
 
A major part of the characteristic equation consists of the product of all transfer functions 
around the entire loop [13]. This product is a ratio of polynomials and is known as the loop 
transfer function or         . Therefore if we require certain characteristics of the closed loop 
transfer function, manipulating the loop transfer function can be used to achieve these 
characteristics. 
Nearly all major transfer functions that make up the loop transfer function are set and 
determined by the Power Pole board parameters. The exception to this is the transfer 
function of the controller         . The way to manipulate the loop transfer function and 
optimize its response to external stimuli is with the choice of controller transfer function 
characteristics.  
7.1 The K-Factor Design Method 
A method called the K-factor approach is employed. K-factor was introduced in the 1980’s by 
a man named H. Dean Venable. The method uses phase lift as its basis for loop stability. To 
understand phase lift it is first necessary to understand what determines loop stability. For a 
closed loop feedback system to achieve stability, at the crossover frequency, phase lag 
introduced by the loop transfer function must be less than     (above      ). Therefore, at 
the crossover frequency, phase angle of the loop transfer function is measured with relation 
to      . The distance between the loop transfer functions phase angle and       is called 
the phase margin. A very small phase margin results in the system having oscillatory response 
to stimuli, with high overshoots and long settling times. A very large phase margin results in 
the system having a flat and slow response to stimuli. A phase margin of     is a popular 
choice because it represents an excellent compromise between the two extremes just 
described; response is reasonably fast but none the less stable with relatively short settling 
time. Controller compensation circuitry is designed with regard to its effect on the loop 
transfer function phase shift over a range of frequencies. There are a number of desirable 
traits that the loop transfer function must exhibit in order to have both performance and 
stability [1]: 
1.  Zero steady state error is required for the system 
2.  The crossover frequency          (frequency at which the loop gain is equal to unity 
or    ) is as high as possible to ensure swift closed loop response of the system 
3.  Transfer function of the loop requires a phase margin of     to result in closed loop 
response that settles quickly, without excessive oscillation or peaking of output 
impedance.     Phase margin (       ) gives a response which is a good 37 
 
compromise between flat but slow response and fast, though tending toward 
oscillatory (unstable) response.  
4.  Phase angle of the loop transfer function should remain above       for all 
frequencies below the crossover frequency, thus ensuring that the gain margin is 
essentially infinite.  
It is known that circuits involving an L-C filter such as the one used in the Power Pole board 
Buck Converter introduce up to       of phase (lag) into the loop transfer function. A loop 
transfer function whose phase shift is beyond the critical       of phase at frequencies 
below the crossover frequency is unstable. As a consequence, a significant amount of phase 
lift is required in order to preserve a phase margin of     [14]. The     phase margin is 
chosen because, as mentioned earlier in the chapter, it will result in a reasonably fast 
response while remaining stable and non-oscillatory. The type of controller chosen for this 
application has a transfer function capable of introducing such lift and is known as a Type 3 
amplifier.   
Equation 31 illustrates the form of the Type 3 controller transfer function. The circuit used to 
build the amplifier for attachment to the Power Pole board is shown in Figure 29. Equation 31 
has a pole at its origin so as to provide zero steady state error from this integrator. There are 
also two other poles and two zeroes which provide phase lift and are discussed later in the 
Chapter. The amplifier for this circuit is actually contained within the UC3824 chip on the 
board and appropriate pin attachments for J60 are given. The K-Factor approach provides 
mathematical means for determining the required phase boost of the loop transfer function 
by analysing       in conjunction with         . Values of all resistors and capacitors required 
to build the rest of the circuit can be derived from equations described in this section. 
          
     
 
(     
     
)
 
(     
     
)
  
Equation 31 - Transfer Function of Type 3 Control Feedback Amplifier 
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Figure 29 - Circuit of Feedback Control Type 3 Error Amplifier Compensation Device 
When employing the K-Factor approach, to design a feedback controller for a Buck converter, 
it is required to analyse the power stage transfer function       which is described in Chapter 
5 (Figure 20). It is known that resonance occurs at approximately       , while magnitude 
peaks at approximately         at this point. Because the controller transfer function has a 
pole at the origin it will introduce     phase shift, which along with the phase shift 
presented by       will sum to a phase shift of more than      . In order for the loop 
transfer function to maintain a phase margin of     the phase must be lifted at this point. 
Again, this phase margin is chosen for its compromise between providing both a stable and 
reasonably fast system response to any disturbance introduced. Figure 30, taken from 
MATALB, illustrates that the frequency at which the largest shift in phase introduced by       
is at     . In order to maintain the required phase margin the controller transfer function 
should be designed to introduce phase lift at this frequency. The crossover frequency for the 
loop          is chosen to be      because at this frequency the worst case scenario for loop 
phase shift is in play [1]. Solving the phase lift problem at this point will allow the loop to 
remain stable and above       at all frequencies below and above         . 
 39 
 
 
Figure 30 - Choosing a crossover frequency for the loop transfer function 
Each zero of a transfer function increases or lifts the phase angle by a maximum of    . If 
there are two zeroes in a transfer function the total possible phase lift is     . The twin zero 
pair of           are placed at the same frequency        (Figure 31) in order to achieve 
maximum phase lift. The coincidentally occurring zeroes cancel the effect of the poles in 
     , which occur around the resonant frequency [1]. The zeroes and poles of the controller 
transfer function are placed at frequencies that are carefully chosen, a task which is 
undertaken later in the chapter. The twin zero pole pairing combine to produce a frequency 
region in which the Bode magnitude of the controller flattens out from its fall and even begins 
to rise again, as is shown in Figure 31 from MATLAB. Phase lag or shift in this region is reduced 
by a portion related to the amount of frequency between the zeroes and poles [14]. Reducing 
phase lag is defined as phase lift and is the major concept that allows feedback loop 
compensation using the K-factor approach to be effective. 
 40 
 
 
Figure 31 - Controller Transfer Function Illustrating Pole and Zero Placement Frequencies for Phase Lift 
Phase lift required for          is found by applying knowledge of all phase shifts in the 
components that          consists of. The sum of all components of          adds to give a 
total phase shift for         . Because both    and         are straight gain transfer 
functions there is no phase shift introduced into the loop by these two elements. Therefore, 
phase angle for          is given by Equation 32 [1]. 
                                                 
Equation 32 - Loop phase angle with respect to controller and power stage phase angle at crossover frequency 
From Figure 31, produced in MATLAB, the phase angle of                 can be determined by 
Equation 33 [1] 
                               
Equation 33 - Controller Phase angle in terms of integrator phase shift and phase lift required 
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Writing                  in terms of         relative to       yields the first line of      
Equation 34 [1]. As previously discussed in this chapter the phase margin of     will allow the 
loop transfer function to remain above       at the crossover frequency, which is essential 
for loop stability. Inserting the phase angle for this required phase margin leads to the result 
on line 3 of Equation 34. Placing this result and Equation 34 into Equation 32; with 
the                     ; results in the following Equation 35. 
                                   
                               
                         
Equation 34 - Loop phase angle in terms of required phase margin 
                                 
                            
             
Equation 35 - Solving for phase lift required from controller 
The K-factor is now introduced as a means for calculating the frequency spread that will 
determine the required phase lift of the controller. Venable showed that the K-factor is given 
by Equation 36 [2]. This was adapted by Mohan to yield a variation of the K-factor called       
shown by Equation 39 [1].       Is the square root of the original K-factor    and can also be 
described by Equation 38. It is very useful for determining pole and zero requirements of the 
controller transfer function, which in turn allow the required       to be reached. When the 
required phase lift for the buck converter is inserted into Equation 39 it yields a numerical 
result for       that is used in determining the pole and zero values. 
       (      
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Equation 36 - K-factor according to Venable 
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Equation 37 - K-factor with respect to pole and zero frequencies of controller transfer function 
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Equation 38 - K factor according to Mohan 
The K-factor is used in determining the frequency spread between the zeroes and poles of 
         using                 as a reference leading to the results being obtained using 
Equation 39 and Equation 40 [1]. 
        
        
     
 
        
      
    
 
                   
Equation 39 - Frequency of controller pole placement 
                          
                        
                    
Equation 40 - Frequency of controller pole placement 
The crossover frequency of any transfer function is defined as the point at which it crosses 
    of magnitude. This is discussed in the review of Bode plots in Appendix C. From this it is 
assumed that                 must be equal to unity (        ). Therefore as all other gains in 
the loop are now known (or have been chosen) the controller gain at the crossover frequency 
(|              | ) can be calculated. Using Figure 30 we already know the gain of       to 
be       . Other known quantities of the loop transfer function are         (0.556) and 
  (0.2), which were discussed in Chapter 4 and earlier in this chapter respectively. Placing all 
these values into the original loop transfer function yields Equation 41 [1], which upon 
rearrangement yields the result for |              |. 
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|              |             
    
             
|              |  
 
          
    
        
 
|              |          
Equation 41- Controller gain at chosen crossover frequency 
Using the controller gain, at our chosen crossover frequency, the transfer function of the 
controller          (Equation 32) is completed by determination of the actual controller gain 
      using Equation 43. 
        |              |  
     
     
 
Equation 42 – Actual Controller Gain 
A combination of the result from Equation 41 and Equation 43 makes it possible to determine 
the actual gain of the controller.      , and        are known values and the resulting outcome 
is illustrated in Equation 44 [1]. 
                
               
       
 
               
Equation 43 - Actual gain of the controller required for Power Pole board Buck converter 
All the previously discussed results from the K-factor design approach are then combined in a 
set of equations to describe the values of capacitors and resistors that make up the 
compensation feedback amplifier in Figure 29. Because current output of the sensing 
equipment is not large a resistor is selected for    that is large but not inhibitive to the 
current        . Equations 44 through 48 [15] illustrate the values found for circuit elements 
of the controller. 
    
     
                  
 
    
               
                                     
          
Equation 44 – Solved values for capacitor two in feedback error amplifier compensation circuit 44 
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Equation 45 – Solved values for capacitor one in feedback error amplifier compensation circuit 
    
 
          
 
    
 
                              
               
Equation 46 – Solved values for resistor two in feedback error amplifier compensation circuit 
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Equation 47 – Solved values for resistor three in feedback error amplifier compensation circuit 
    
 
          
 
    
 
                               
              
Equation 48- Solved values for capacitor three in feedback error amplifier compensation circuit 
The design of all controller elements is complete and, first tested via simulation, then 
attached to the board. Results of all testing are discussed in Chapter 8. The remainder of this 
chapter will give a brief overview of how the prototype controller was attached to the Power 
Pole Board.  45 
 
There are only certain preferred values of component available at Murdoch University 
electrical store. The values closest to those calculated, that were available, and that have 
been used in the actual Feedback control compensator are summarised in Table 3. 
Table 3 - Actual component values used for feedback control compensator 
Component  R1  R2  R3  C1  C2  C3 
Value                                      
 
7.2 Building and Attaching the Prototype Controller 
Once the controller is designed a prototype is built for testing purposes. The prototype and all 
connections required to hook the controller to the board are labelled and illustrated in     
Figure 32. A brief discussion of how the controller passes signal to and takes signal from the 
board follows.  
 
Figure 32 - Setup of the prototype controller attached to Power Pole board 
7.2.1  5.1VREF  
The UC3824 PWM controller chip produces a reference voltage that is 5.1V at its source. This 
reference voltage is then conditioned using the potentiometer, voltage divider circuit 
illustrated in Figure 33. Analysis of this circuit yields reference voltages that are fed to the 
non-inverting junction of the UC3824 chips error amplifier, via J62. Figure 55 in Appendix A 
demonstrates how this is achieved when the jumper J62 is configured as in Figure 4 from 
Chapter 3. The maximum and minimum values of VREF after conditioning are summarised in 
Table 4 and the value of VREF or the setpoint may fall anywhere between these values. VREF 46 
 
is used as a set point for the output voltage. The output voltage, at its lowest, can be set to 10 
volts (when VREF is minimum) but may approach the input voltage when VREF is maximised. 
All voltages in between are attainable. 
Table 4- Maximum and minimum values of VREF 
VREF maximum  VREF minimum 
4.59 volts  2.049 volts 
 
 
Figure 33 - Conditioning circuit for 5.1VREF from UC3824 
7.2.2  Measured Output Voltage Signal Conditioning  
Figure 34 demonstrates the signal conditioning circuit for the output voltage before it is 
passed to the error amplifier via pin 9 of J60. The values of all components are taken from the 
board schematic diagram [7] and are therefore not exact. However they provide analysis 
results which agree with expectation and are deemed satisfactory for this purpose. Simplified 
analysis of this op-amp circuit returns a straight gain which is applied to the measured output 
V2, giving 0.2V2 or V2/5. The signal is conditioned in this fashion to enable easy comparison 
with the reference voltage VREF and to protect the UC3824 chip from potentially damaging 
voltages. Figure 55 in Appendix A illustrates how the conditioned measured output voltage 
V2/5 is passed to the error amplifier using pin 9.  47 
 
 
Figure 34 - Conditioning circuit for measured output voltage V2 
7.2.3  UC3824 High Speed PWM Controller 
Figure 42 in Appendix A shows the UC3824 chip with the error amplification circuitry attached 
and voltage mode control enabled, using the configuration of J62 and J63 as in Figure 4 from 
Chapter 3. Output of the error amplifier is compared with a ramp signal, as discussed in 
Chapter 2, to achieve a suitable PWM signal that is then used to drive the MOSFET and correct 
any output voltage error via changing duty cycle.48 
 
Chapter 8 Results 
The author has run the design through a number of experimental tests in order to check the 
validity of the controller design and its response to both input disturbances and changes in 
output load resistance. As stated in Chapter 7 the author seeks to: 
1.  Achieve zero steady state offset from the setpoint 
2.  Achieve fast and non -oscillatory response to disturbance 
8.1 Nyquist Stability 
The first test that the system design was exposed to was a check of stability using a MATLAB 
Nyquist plot. Figure 35 illustrates the Nyquist plot of the closed loop transfer function of the 
Buck converter feedback control system, including results for closed loop stability included. 
The loop is deemed to be stable when closed and has a phase margin of       which is 
marginally less than designed for, but still at an acceptable level. The gain margin for the 
closed loop system is infinite because the phase angle never crosses      . 
 
Figure 35 - Nyquist plot to describe stability of the closed loop Buck converter feedback control system 
Having confirmed that the system is stable as a closed loop the author moved on to test the 
system for response to various transient stimuli. Testing was initially in simulation form, 
before tests on the physical apparatus were conducted. The PSpice simulator taken from 
OrCAD was used for this and is able to implement the testing much as it is when conducted 
physically. 49 
 
8.2 PSpice Testing of Output Resistance Variation  
Figure 36 illustrates the schematic of the Power Pole board Buck converter under feedback 
control. On the left is the Buck converter, with a voltage sensing operational amplifier feeding 
the controller circuit that closes the loop to alter the duty cycle of the averaged transformer 
model switching power pole. The load resistance can be altered dynamically using the two 
load resistances in parallel, indicated by the orange circle. Both resistances are     and when 
the switch is closed they will present a     load resistance. Conversely when the switch is 
open current only flows through the line that is not open and so a     load resistance is 
presented. By toggling the switch after     the author can observe the transient response of 
the controller, presented by sudden change in load resistance. 
 
Figure 36 - Circuit schematic to test the system for response to changing load resistance in PSpice 
Figure 37 shows the response of the system to an increase in load resistance. Notice that the 
setpoint is       . After     the switch opens and the load resistance increases from     
to    . Because the current remains the same voltage begins to increase. The controller acts 
by sending a signal to adjust the duty cycle (decrease time the average switched model would 
be on) and the increase is arrested. Initial response time is fast, less than   . Three small 
overshoot oscillations are evident in the response, but they are insignificant as the system 
settles to a steady state around     after the disturbance occurred. The maximum voltage 
fluctuation, at its peak just after the disturbance occurred, is       of the steady state value 
which also appears insignificant when compared to the setpoint value. According to the 50 
 
requirements listed at the start of the chapter this is a successful controller/system response 
to an increase in load resistance. 
 
Figure 37 - System response to increase in load resistance 
Figure 38 illustrates the system response to a decrease in load resistnace. The system is being 
regulated to a voltage of        . After     the switch closes bringing the second load 
resistance in parallel with the first. In this case it is noted that the system response is much 
the same as the load resistance increase but in the opposite direction. Because the current 
remains the same, voltage begins to fall following the fall in load resistance. The controller 
action is for an increase in duty cycle(time that the averaged switch model would be on). Once 
again initial response time is fast, less than    . The system returns to steady state, with little 
oscillation, within     of the disturbance event. Maximum voltage fluctuation is       of 
the steady state value, as it is for the increase of  output resistance. Once again, with respect 
to the requirements of the controller, this response is deemed a success. 
Maximum 0.89% 
Voltage 
fluctuation 51 
 
 
Figure 38 - System response to decrease in load resistance 
8.3 PSpice Testing of Input Voltage Disturbance  
Introducing an input voltage disturbance into the system is slightly more complicated than 
changing the load resistance, but easy to achieve in PSpice. The parallel load resistance is 
removed from the system and the load resistance remains constant in the testing process. The 
orange circle in Figure 39 indicates the second power supply that is introduced into the 
system. Using the two power supplies, which are never simultaneously on together, it is 
possible to simulate a disturbance change in input. By opening the     power supply path to 
ground and closing the     power supply path to ground simultaneously at time is 1ms the 
disturbance will be from     down to     . This warrants an increase in duty cycle to 
maintain a constant voltage. Conversely if the disturbance is required to move from     to 
    then the     path to ground is closed; whilst the     path to ground opens at 
time    . This is expected to be met with a decrease in duty cycle to maintain output voltage.  
 
Maximum 
voltage 
fluctuation 0.89% 52 
 
 
Figure 39 - Circuit schematic to test the Controller for response to input voltage disturbance in PSpice 
Figure 40 shows the response of the system to an increase in input voltage. The voltage being 
fed through the average switch increases from     to    . Therefore a lower duty cycle is 
required to maintain the output voltage setpoint of 14.45V. Output voltage rises quickly 
before the controller compensates the duty cycle of the average switch model, and the output 
voltage begins to fall to the required level. The initial response time is very fast being less than 
1ms. The system takes slightly longer to reach the required output voltage than for the load 
resistance change. There is no oscillation around the set point because the controller appears 
to back off the response as the set point is approached. The time to actually reach the set 
point is longer, 8ms from the disturbance event, but the response is flatter and more stable. 
The percentage deviation away from setpoint is much higher than for the resistance 
disturbance at 11.4% from steady state. The deviation is insignificant compared with the 
output magnitude. With regard to the simple requirements for controller, relatively fast time 
to return to steady state conditions, and very little oscillation make this response indicative of 
success.  
 53 
 
 
Figure 40- Controller response to increase in voltage input 
Figure 41 illustrates the response of the system to a decrease in input voltage. The voltage 
being fed through the average switch decreases from 30V to 25V. Therefore a larger duty 
cycle is required to maintain the output voltage setpoint of 14.45V. System response is much 
the same as for input voltage increase, though reversed. Initial response is very fast, less than 
1ms. The system settles quickly to steady state as the controller increases duty cycle allowing 
more voltage through the average switch model. Maximum deviation from setpoint is 11.4%. 
This response is successful with respect to the requirements. 54 
 
 
Figure 41 - Controller response to increase in voltage input 
 Successful and stable results for the simulation runs are indicative that the design should be 
appropriate when applied to the Power Pole board. The remainder of the chapter presents 
the results of the testing graphically followed by a brief discussion of each test.  
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8.4 Physical Testing of Prototype Controller  
Following simulation testing of the feedback controller, the Power Pole board was setup to 
physically test its validity for both load resistance variation and input voltage disturbances. A 
diagram of the setup and a photograph of the apparatus are illustrated by Figure 42 and 
Figure 43 respectively. An oscilloscope probe linked to channel one was attached to the test 
points associated with      and    , which can be seen in Figure 54 in Appendix A. This 
probe is used to observe the response of the output voltage, when output resistance is varied 
or input voltage disturbances are introduced. The other oscilloscope channel, channel two, is 
attached to either of the points indicated in Figure 42, depending on whether the test is for a 
change in load resistance or an input disturbance. 
 
Figure 42- Oscilloscope attachments and board setup for testing the Feedback Controller 
 
Figure 43- The Power Pole board with attached Feedback Controller & testing equipment 56 
 
To test the controlled converter system, for response to variations in load resistance, 
oscilloscope channel two is attached to the points indicated in Figure 42 at the positive and 
common terminals of the second power resistor. The setup works much as for the simulation. 
When the switch is closed an output resistance of     is seen due to the parallel combination 
of two     resistors. When the switch is open the resistance is that of the second resistor 
(   ) only with no current flowing across the open switch. Figure 44 shows a photograph of 
the resistor setup.  
 
Figure 44- Power resistors with switch for testing load resistance variation 
As the oscilloscope can only read voltage, the trigger to capture a change in output resistance 
event must come from a change in voltage. By reading the voltage across the second resistor 
it is possible to trigger capture of the event as voltage falls or rises past a pre-set trigger level 
depending on the state of the switch. The trigger event is set at approximately     , to be as 
far from steady state voltages as possible. The voltage steady states are the set point of       
(switch on) and    (switch off). Figure 45and Figure 46 show the trigger event used in a step 
resistance test from     to      and from     to     respectively. When voltage falls from 
      to   , like in Figure 45 the event captured is an increase in output load resistance from 
    to     . Figure 46 illustrates that a rising voltage from    to       indicates the capture 
of a decrease in output load resistance event, from     to   . The reader will notice some 57 
 
oscillations in the switching event when the switch is turned on, for example in Figure 46. 
These are attributed to switch bounce and are for some reason not present, or less significant, 
when the switch is turned off as in Figure 45. 
 
Figure 45- Output resistance step increase from 10 to 20 ohms 
 
Figure 46- Output resistance step decrease from 20 to 10 ohms 
The reader can observe in Figure 42, that there is a diode across the second resistor. This is 
also illustrated by a close up photograph, in Figure 47. The purpose of the diode is to negate a 
large negative voltage that will appear across the resistor due to its inductive properties when 
the switch is turned off. Because current flow through an inductive device cannot change 
instantaneously, if the diode is not present, a large negative voltage will appear across the 58 
 
resistor. This freewheeling diode allows current to flow around in a small loop and dissipate 
when such a change of current direction occurs. 
 
Figure 47- Diode across power resistor to dissipate remaining current, due to inductance in the resistor, upon 
switching (acts as freewheeling diode) 
When testing the controlled apparatus, for response to an input voltage disturbance, channel 
two is attached to the points at      and     indicated in Figure 42. The apparatus for 
testing input voltage disturbance uses a single pole double throw switch to toggle between 
two power supplies which share a common ground. This allows for the input voltage to either 
be     or    . In this case the oscilloscope is set to trigger from channel two at 
approximately       (in between     and    ). When the switch is thrown a capture will 
begin as the voltage level either rises or falls past the trigger voltage level. This setup enables 
capture of the transient event, which as we know from the simulation will take place in a 
relatively short time frame. A close up of the switch set up and twin power supplies are 
illustrated in Figure 48. Figure 49 shows the captured trigger event as it occurs for a decrease 
in input voltage from     to    ; the gradual decrease is due to the input capacitor. 59 
 
 
Figure 48- Twin power supplies with switch for testing input voltage disturbance 
 
Figure 49- Input Voltage decrease disturbance, from 30 to 25 volts 
8.4.1  Load Resistance Variation 
Figure 50 illustrates the system response to a step increase in output load resistance. 
Resistance at the output increases (shown as decreasing voltage across the second power 
resistor by Figure 45), whilst current remains constant so like in the simulation, output voltage 
begins to increase. The error compensator acts to adjust the control voltage sent to the 
UC3824 PWM controller chip which adjusts the duty cycle with which the MOSFET is fired. The 
duty cycle in this case is reduced and the voltage returns to steady state conditions quickly, as 
is shown in Figure 50. The voltage in Figure 50 has not completely reached steady state, but is 
tending towards it quickly. Because the event occurs over such a small time period there is 60 
 
difficulty in capturing both the event itself and a complete return to steady state. The time per 
division is adjusted to capture the event and as much as possible of the return to steady state 
via controller action. The time per division used is 0.25ms/div. A near return to steady state in 
fewer than 3ms and probable return to full steady state conditions in less than 10ms seems a 
reasonable outcome judging by results from the simulation. Unlike the simulated response 
there is little, if any oscillation that occurs in the system. The jaggedness of the blue line is 
attributed to noise in the system which is picked up by the sensitive oscilloscope probes. For 
this reason a 19 point moving average has been employed in Figure 50 to give a more true 
reflection of what happens to the output voltage in response to this increase in output load 
resistance. 
 
Figure 50 - Output voltage of Power Pole Buck converter system in response to a step increase in load resistance 
from 10 to 20 ohms 
Figure 51 depicts the response of the Buck converter system when the output load resistance 
is decreased. Response to this transient condition is much the same as for a load increase but 
in the opposite direction. Figure 51 is proof that the controller is able to act on both an 
increase and a decrease in load resistance. For these it provides action that yields both a 
reasonably fast, non-oscillatory response and zero steady state error. Again it must be noted 
that the ability to see a full return to steady state is limited by the need to actually capture the 
event. The oscilloscope must be set to quite small time divisions, which then disallow the 
ability to view conditions at comparatively larger amounts of time after the event. 61 
 
 
Figure 51 - Output voltage of Power Pole Buck converter system in response to a step decrease in load resistance 
from 20 to 10 ohms 
8.4.2  Input Voltage Disturbance 
Figure 52 demonstrates the response of the Buck converter system to a step decrease in input 
voltage from 30 to 25 volts. We can see that as input voltage falls at 10ms, shown in Figure 49, 
the output voltage also begins to fall. The response here is much different than expected from 
simulation testing results. The voltage decreases for a longer time period (nearly 10ms) before 
the controller action kicks in and duty cycle is increased to illicit a rise in output voltage 
toward the 14.5 volt setpoint. The voltage then rises quickly, with a relatively large overshoot, 
before levelling out to steady state conditions at the required setpoint. There is difficulty to 
capture the event as well as steady conditions as with the resistance variation testing. Noise is 
again prevalent in the output voltage signal and an 11 point moving average is employed to 
more accurately reflect the true nature of the system response. 
 
Figure 52 - Output voltage of Power Pole Buck converter system in response to a step decrease in input voltage 
from 30 to 25 volts 62 
 
Figure 53 is an oscilloscope output from an input disturbance test that shows the system 
response to an increase in input from 25 to 30 volts. Unlike the other tests the data could not 
be saved in a CSV file and converted to Microsoft Excel graphs. This was due to a malfunction 
in communications between the oscilloscope and a software package called OpenChoice 
Desktop (by oscilloscope manufacturer Tektronix). The malfunction prevented the author 
from saving any more runs after the one depicted in Figure 52. This was very frustrating 
however; the oscilloscope does show the response of the system to an increase in input 
voltage none the less. The slight fall in voltage before it shoots up to 30 volts from 25 is 
attributed to a nuance of the switching mechanism. It is possible that there is less voltage 
than the initial 25 volts seen at the input, as the switch is thrown, to enable the 30 volt supply. 
Input voltage does however shoot up to 30 volts and the output voltage also exhibits an 
increase. The response seen in Figure 53 corresponds with the predictions of the simulation. 
Output voltage shoots up relatively high from the setpoint but is arrested quickly and with 
little or no overshoot.  
 
Figure 53 - Output voltage of Power Pole Buck converter system in response to a step increase in input voltage 
from 25 to 30 volts (CH1=input voltage, CH2=output voltage) 
Why the two tests yield such different results, when the simulator predicts very similar 
responses (though in the opposite direction) from both input voltage increases and decreases 
is perplexing. It is perhaps indicative that the testing practices were in some way inconsistent, 
though the author feels that the same procedures have been followed upon each occasion. 
Perhaps it is a nuance of the system that has been overlooked or misunderstood in setting up 
the testing experiment. Whatever the case the controller performed well regardless, 
providing response that is fast and non-oscillatory, while achieving zero steady state error 
from set point.63 
 
Chapter 9 Conclusions 
The aim of this project was many folds; to form and understand a dynamic model of a Buck 
converter system and simulate that system with a software package such as MATLAB or 
PSpice. Critical values of the system were determined in order to employ a method of control 
design called the K-factor method.  Upon design of the controller, response of the system to 
both input voltage disturbance and load resistance variation were tested with simulation 
packages. The system was required to achieve the uncomplicated outcome of reasonably fast 
response with little oscillation and zero steady state error. Various scenarios were tested and 
the controller found to be successful in respect to this aim. Interface of the Power Pole board 
with the designed controller enabled physical testing to take place which achieved similar 
results to that of the simulation tests. The results and process have been documented 
thoroughly so as to allow use of this process as an aid in teaching future students controller 
design for converter systems. All objectives of the project outline have been met. The device 
designed is simple in nature and relatively easy to apply to the Power Pole board application. 
Students learning this method will find the method an efficient and valuable process to 
acquire in their studies. Subsequent teaching of the method will bolster the stocks of 
knowledge being taught about Power Electronics at Murdoch University. 
9.1 Improvement Suggestions & Future 
Considerations 
Whilst the overall performance of the Power Pole Buck converter under feedback control 
meets the objectives of the project, there are changes that can improve the system and 
considerations for future work in this area. These are as follows: 
  Modelling of this system has only been undertaken in terms of Continuous 
Conduction Mode (CCM). A future consideration is to design a controller able to act 
successfully in both CCM and Discontinuous Conduction Mode (DCM). DCM occurs 
when the load resistance reaches a critical value beyond which the inductor charge 
will reach zero for a definite interval before the MOSFET switch turns on again. The 
proposed model will include two additional dependent sources in addition to the ones 
that represent the ideal transformer. These sources will be expressed conditionally to 
appear as zero in CCM but have complicated expressions that describe them in DCM. 
Articles such as [3], [16] and the book Fundamentals of Power Electronics [4] will be 
excellent reading for anyone looking to implementing such a model and subsequent 
controller design. 64 
 
  The control system is only effective in providing voltage regulation for voltages larger 
than 10 volts with a 30 volt input. This is because the reference voltage has a 
minimum value of 2.049 volts as explained in Chapter 7. Output regulation is also 
regulated in this way by the upper limit of the reference voltage. This is less of a 
concern because in the upper limits output approaches input which is not particularly 
desirable for a Buck style converter. Investigation into a way of getting more control 
range from a controller, perhaps by using an external PWM input could potentially 
improve present control capabilities. 
  The current system generates moderate noise. Less noise in readings may make 
experimental verification of the converter transfer function easier to achieve and 
increase accuracy [17]. This may be attributed to the stray magnetic field of the large 
bobbin conductor, a major component in the Buck converter. An investigation into 
whether this inductor is the actual cause of noise, seen in oscilloscope readings could 
be beneficial 
  Further investigation into the failure of experimental transfer function measurements 
to match with theoretical results is required. A more comprehensive error analysis 
than has been performed as part of this thesis is suggested. Additionally, an 
investigation to determine transfer functions could be undertaken. Specialised 
equipment is suggested for this purpose such as a network or frequency response 
analyser. These devices are essential for measurements in switching converters 
because switching ripple and noise corrupt the small sinusoidal signals involved, 
making accurate measurements impossible[4]. 
  An investigation on how to implement a different flavour of control that is also 
commonly used in switch mode power supplies would be pertinent future work. In 
this style of control an inner control loop is cascaded with the outer voltage control 
loop and employs inductor current as the state variable[1]. The Power Pole board 
offers facility for a peak-current mode style controller to be attached to the Buck 
converter for feedback control. The design may be useful for its ability to inherently 
limit current and offer a simpler controller design topology.  
  Another consideration for future improvement and works would be the 
implementation of a controller using a separate microcontroller with a PWM output. 
A controller such as the Motorola 68HC11 could be used. This would be an excellent 
part project for someone with an industrial computer systems background. The Power 
Pole board provides the capability for the attachment of a Microcontroller using J60 
and J68 (PWM external input). Whilst UMN has produced a microcontroller type 
interface with keypad and LCD screen attachments, the interface is expensive and the 65 
 
university would be better served by the student creation of such a device. Equipment 
that is currently used by students and teachers at the university can be employed for 
this purpose, and would facilitate concept continuity across the School of Engineering 
at Murdoch University. 66 
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Appendix A - Power-Pole Board 
Component Locations 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 54 - Power Pole Board Layout 
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Table 5- Component Location on the Power Pole Board 
Number   Component  Reference 
Destination 
Location in Figure 
23 
1  Terminal V1+  J1  A/B-1 
2  Terminal V2+  J21  M-1 
3  Terminal COM (input)  J21  A/B-4 
4  Terminal COM (output)  J22  M-6 
5  DIN connector for +/- 12V supply   J90  A-6 
6  Signal Supply Switch  S90  B-6 
7  Signal Supply +12V fuse  F90  C-6 
8  Signal Supply -12V fuse  F95  C-6 
9  Signal Supply LED  D99  C-5 
10  Fault LED  D32  D-6 
11  Over Voltage LED  D33  D-6 
12  Over Current LED  D34  E-6 
13  Upper MOSFET, diode and heat sink 
assembly 
Q15, D15  D-2/3 
14  Lower MOSFET, diode and heat sink 
assembly 
Q10, D10  D-4/5 
15  Screw terminal for upper MOSFET 
source 
J13  E-3 
16  Screw terminal for lower diode 
cathode  
J11  E-4 
17  Screw terminal for upper diode anode   J12  F-3 
18  Screw terminal for lower MOSFET 
drain 
J10  F-4 
19  Screw terminal for Mid-Point  J18  G-3 
20  Magnetics Board  J20  H/I/J/K-1/2/3/4 
21  PWM Controller UC3824  U60  I/J-5 
22  Duty Ratio pot RV64  RV64  G-5 
23  Switching frequency adjustment pot 
RV60 
RV60  J-5 
24  External PWM signal input terminal  J68  H-6 
25  Selector Switch Bank  S30  F-6 
26  Daughter board connector  J60  H/I/J-6 
27  Switched load  R22  M-4/5/6 
28  Resettable Fuse  F21  M-2 
29  Control selection jumpers  J62, J63  K-6 
30  Ramp select jumper  J61  I-5 
31  Current limit jumper  J65  I-6 
32  Small signal AC analysis selection 
jumper 
J64  H-5 
33  Input current sensor (LEM)  CS1  L-1/2 
34  Output Current Sensor (LEM)  CS5  B/C-1 
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Table 6 - Test Point Details and Locations on Power Pole Board 
Number   Test Point  Test Point Description  Location in Figure 
23 
1  V1+  Terminal V1+  D-1 
2  V2+  Terminal V2+  M-1 
3  CS1  Input Current  B-4 
4  CS2  Upper MOSFET source current  E-2 
5  CS3  Lower Diode or Lower MOSFET source 
current 
E-4 
6  CS4  Output Capacitor Current  L-3 
7  CS5  Output current  L-4 
8  CS LOAD 1  Switched load voltage +ve  M-5 
9  CS LOAD 2  Switched load voltage -ve  M-5 
10  PWM  PWM Signal  F-6 
11  DRAIN (upper 
MOSFET) 
Upper MOSFET drain  E-2 
11  SOURCE (upper 
MOSFET) 
Upper MOSFET source   E-2 
12  DRAIN (lower 
MOSFET) 
Lower MOSFET drain  F-4 
12  SOURCE (lower 
MOSFET) 
Lower MOSFET source  F-4 
13  ANODE (upper 
diode) 
Upper diode anode   F-2 
13  CATHODE (upper 
diode) 
Upper diode cathode  F-2 
14  ANODE (lower 
diode) 
Lower diode anode  E-4 
14  CATHODE (lower 
diode) 
Lower diode cathode  E-4 
15  Gate of upper 
MOSFET 
Gate of upper MOSFET  C-2 
16  Gate of lower 
MOSFET 
Gate of lower MOSFET  C-4 
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Figure 55 – Power Pole board schematic for voltage mode feedback control features 71 
 
Appendix B Transfer Function 
Derivations 
B.1 Power Stage Transfer Function       
  
Figure 56 - Equivalent Small Signal Circuit for Buck Converter 
The reader will remember the above model as Figure 12. This model represents the small 
signal equivalent circuit for the Buck converter on the UMN Power Pole experiment board. 
The first part of this appendix contains a derivation of the transfer function for the converter 
system 
   ̃ 
  ̃ . In order to find this transfer function, the output impedance of the power stage is 
assessed. A definition is given that output impedance is the combination of the load resistor 
and output filtering capacitor (and its ESR). So firstly solving for this parallel combination we 
can write Equation 49 [9]: 
          
  (  
      )
    (  
      )
 
Equation 49 
Multiplying through by    will yield Equation 50 adapted from: 
  
          
             
 
Equation 50 
Collecting of like terms in the denominator gives Equation 51: 
  
          
             
 
Equation 51 72 
 
Knowing that       , because the ESR of the capacitor is very small allows us to assume that 
      is virtually equal to  . This in turn lets Equation 52 describe the output impedance of 
the equivalent circuit. 
         
          
       
 
Equation 52 
Now if we let the equivalent impedance of the entire circuit seen from the input (the 
impedance seen by   ̃) be called     then this impedance is shown by Equation 53 [9]. 
          
          
       
 
Equation 53 
Because we can use the equivalent circuit and Equation 52 and 53 to write Equation 54 
  ̃ 
  ̃      
       
   
 
Equation 54 
Now solving for the impedances on the right of the equation will yield Equation 55. 
       
   
 
          
       
    
          
       
 
Equation 55 
Multiplying through by the common denominator, in fractions from the numerator 
and denominator, of Equation 55 yields the result in Equation 56. 
       
   
 
          
                     
 
Equation 56 
A collection of like terms from Equation 56 will enable us to write Equation 57. 
       
   
 
          
                       
 
Equation 57 
Dividing through by a common factor of   to get the denominator in standard form, Equation 
57 is now written as Equation 58 [9]. 
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Equation 58 
Substitution of Equation 58 into Equation 54 will lead to the conclusion presented by Equation 
24 in Chapter 4, of a standard form transfer function for the Buck converter Power Stage. 
  ̃ 
  ̃      
       
       ( 
      )     
 
B.2 Closed Loop Transfer Function of the Buck 
Converter System 
Figure 57 - Small Signal Representation of Buck Feedback Control Loop 
The reader will recall the above diagram as Figure 28 from Chapter 7. Looking at this figure we 
can write the relationship described by Equation 59. 
  ̃             ̃               ̃     
Equation 59 
The relationship between   ̃         and   ̃     can be described by Equation 60. 
  ̃    
  ̃        
                        
Equation 60 
Rearranging Equation 60 for   ̃         yields Equation 61. 
  ̃          
  ̃    
                     
 
Equation 61 
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Substitution of Equation 59 into Equation 61 leads to the relationship described by Equation 
62. 
  ̃               ̃      
  ̃    
                     
 
Equation 62 
Collection of like terms will give Equation 63. 
  ̃             ̃    (
 
                     
    ) 
Equation 63 
Rearranging for the ratio of   ̃     and   ̃         will yield Equation 64. 
  ̃    
  ̃        
 
 
 
                          
 
Equation 64 
Multiplying the right side of Equation 64 by the expression                      leads to 
the expression given in Equation 30 of Chapter 7. 
  ̃    
  ̃        
 
                     
                           
 
Equation 65- Equation for closed loop transfer function of Buck Converter under feedback control 
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Appendix C Bode Plot Review 
When analysing DC converter circuits, and designing feedback controller to suit them, we 
invariably deal with Bode plots. In order to do this effectively it is pertinent to undertake a 
review of the basic way in which these plots may be constructed and analysed. Using this 
knowledge one gains a rough idea of what form to expect of transfer functions. This is 
invaluable when using simulators to derive frequency response Bode plots for circuit analysis.  
Bode plots are plots of magnitude and phase of a transfer function with relation to frequency. 
Frequency is always given on a logarithmic scale. Phase is given in units of degrees, whilst 
Bode Plot magnitude units are always given in decibels. Decibels are found from actual 
magnitudes using Equation 66 [4](where   can, for example, be a dimensionless magnitude 
of a transfer function).  
| |             | |  
Equation 66 - Conversion between Actual Magnitude and Decibels 
As this is a large area of study our focus is limited to a few areas relating to the transfer 
functions typical of Buck converters. Specifically covered is the concept of the crossover 
frequency; the way in which a single zero in a transfer function will affect magnitude and 
phase of the Bode plot response; effect of poles on magnitude and phase of the Bode plot 
response; how combinations of gain, pole and zero terms add to give an overall Bode plot 
response; and how a quadratic pole will affect Bode plot response, namely resonance. 
An important concept in Bode Plot construction and analysis is that of the corner or crossover 
frequency    . This is the frequency at which gain of the system is equal to magnitude 1 or 0 dB 
[4]. If the magnitude of a dimensionless quantity | | is given by Equation 67 [4] then the 
magnitude in decibels is then described by Equation 68 [4] with      and   being constants. 
| |   (
 
   
)
 
  
Equation 67 - Magnitude with Respect to Frequency 
| |            (
 
   
)
 
           (
 
   
) 
Equation 68 - Magnitude in Decibels with Respect to Frequency 
Figure 58 [4] illustrates the way in which different values of   affect the slope of a Magnitude 
Bode plot over various frequencies. For a decade increase in frequency scale the magnitude of 76 
 
the plot experiences a change of           , and so slope of a Bode magnitude plot is usually 
approximated by linear slopes of                 . Bode plots of various parts that make 
up a transfer function are approximated by asymptotes to which they tend at low and high 
frequencies. The points at which the plot leaves the low frequency asymptote and starts 
toward the high frequency asymptote are usually a decade either side of the crossover 
frequency.  
 
Figure 58 - Bode Plot Magnitude for Various Frequencies 
A single zero in a transfer function is described by the function (
 
   
)
 
 from Figure 58 and has 
low frequency magnitude asymptote of      which begins to increase at               
after the crossover frequency    . The phase of a single zero has a low frequency asymptote at 
    and at         begins to increase at           , passing through the crossover frequency 
and meeting its high frequency asymptote of     at      .  
A single pole in a transfer function is described by (
 
   
)
  
and has low frequency asymptote 
magnitude of     which begins to fall at                after the crossover frequency    . 
The phase of single pole has an asymptote at    for low frequency and at         begins to 
decrease at             passing through the crossover frequency and meeting its high 
frequency asymptote of      at      . 
When combining various elements of a transfer function the magnitude in decibels is the sum 
of all the individual magnitudes that make up that transfer function. Therefore the slope, at 
any point in the transfer function magnitude plot, consists of the sum of all slopes that its 77 
 
individual elements introduce at that frequency. Phase at any particular frequency is the sum 
of the individual phase values [4]. 
When a quadratic pole is present in a transfer function the magnitude low frequency 
asymptote will be at     and begins to fall at                after the crossover 
frequency. The phase plot of the quadratic pole has its low frequency asymptote at    and its 
high frequency asymptote at      . At    , which can be found using Equation 69[4], there is a 
resonant peak that is determined by a the quality factor (Q). An in depth discussion of   is out 
of the scope of this thesis. However it is of interest to note that   determines the height of 
the resonant peak as illustrated by Figure 59 [4]. Determination of the value of   is 
demonstrated in Equation 70 [4]. As   increases it also causes change of phase to sharpen on 
its way between asymptotes which is illustrated in Figure 60 [44]. 
     
 
  √  
 
Equation 69 - Determination of resonant frequency 
     √
 
 
 
Equation 70 - Determination of quality factor 
 
Figure 59 - Features of Quadratic Pole Transfer Function Magnitude Plot 78 
 
 
Figure 60 - Effect of Increasing Quality Factor on Phase Plot 
Two other important considerations when looking at Bode plots are the phase and gain 
margins of a system transfer function. These margins and the crossover frequency are used in 
the derivation of the controller transfer function for the power pole board in Chapter 7.  
 
Figure 61 - Phase and Gain Margin Definitions 
Earlier in the review we defined the crossover frequency (   ). For a closed loop system to be 
stable, phase delay of the system loop transfer function must be less than      at    . The 
phase margin (         ) is defined as the Phase of the system transfer function measured 
with respect to        as clearly shown in Figure 61.  Gain Margin is the value of system 
magnitude with respect to     at the point where the system phase crosses      . Gain 
margin is also clearly labelled in Figure 61. 79 
 
Appendix D – MATLAB Code for System 
Analysis & Controller Design 
% clear command window 
clc 
  
% equivalent series resistance of capacitor 
r = 0.1 ; 
  
% load resistance at output 
R = 10 ; 
  
% value for resistor R1 in compensator circuit(Type 3) 
R1 = 98.*10.^3 ; 
  
% capacitor value from power pole board schematic 
C = 690 .*(10.^-6); 
  
%inductor value from power pole board 
L = 106.2 .*(10.^-6) ; 
  
% voltage input supply for the buck converter 
Vin = 30 ; 
  
% ramp amplitude of UC3824 pwm controller  
rampamp = 1.8; 
  
% gain of pwm unit 
Gpwm = 1./rampamp ; 
  
% gain of voltage sensing equipment in the feedback loop 
kf = 0.2 ; 
  
% inductor multiplied by capacitor value 
LC = L.*C ; 
  
% frequency for zeroes of compensator according to K-factor 
calculations 
fz = 305.731 ; 
wz = fz.*2.*pi ; 
  
% frequency for poles of compensator according to K-factor 
calculations 
fp = 3270.85 ; 
wp = fp.*2.*pi ; 
  
% gain of controller required at the crossover frequency according to 
% K-factor calculations 
Gc_fc = 0.5357 ; 
 
 
 
 
% value of klift or k factor as calculated using K-factor calculation 
methods 
klift = 3.27085 ; 
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% value of controller gain as calculated using K-factor calculation 
methods 
kc = Gc_fc.*((fz.*2.*pi)./klift) ; 
 
% define transfer function for buck converter 
GPS = tf([Vin.*r.*C Vin.*1] , [1.*LC (LC.* (1./(R.*C)+(r./L))) 1]) 
  
% define transfer function for twin pole/zero(Type 
3)controller/compensator  
Gc = tf(kc,[1 0]) .* tf([1./((wz).^2) 2./(wz) 1],[1./((wp).^2) 2./(wp) 
1 ]);   
  
% define open loop transfer fuction of system with feedback 
compensator 
GLO = Gpwm.*GPS ; 
  
% closed loop transfer function of the system with feedback 
compensator 
GLC = feedback(Gc.*Gpwm.*GPS, kf) 
  
% all calculations for component values of control error amplifier  
fr = 1/(2.*pi.*(sqrt(LC))) 
C2 = (wz)/(kc.*wp.*R1) 
C1 = C2.*(wp./(wz-1)) 
R2 = 1./(wz.*C1) 
R3 = R1./(wp/(wz-1)) 
C3 = 1./(wp.*R3) 
         
  opt = bodeoptions; 
  % freq units are hertz, freq scale is log, mag units are db 
  % grid is on, set title, x and y labels, between 0.1 and 100000 Hz 
           
          opt.Title.String = 'Bode plot for frequency response of 
GPS'; 
          opt.FreqUnits = 'Hz'; 
          opt.FreqScale = 'log'; 
          opt.MagUnits = 'db' ; 
          opt.Grid = 'on'; 
          opt.Xlim = ([0.1 100000]); 
          
  % Create Bode plot for frequency response of GPS 
          %with the options specified by opt 
          figure(1); 
          %subplot(2,1,1), 
          bodeplot((GPS),opt) ; 
           
  %[MAG,PHASE,W] = bode(GPS);  
  %these lines above and below get the minimum value of 
  %the phase for the converter  
  %min (PHASE) 
   
   opt1 = bodeoptions; 
  % freq units are hertz, freq scale is log, mag units are db 
  % grid is on, set title, x and y labels, between 0.1 and 100000 Hz 
           
          opt1.Title.String = 'Bode plot for open loop frequency 
response of Gc the controller'; 
          opt1.FreqUnits = 'Hz'; 
          opt1.FreqScale = 'log'; 
          opt1.MagUnits = 'db' ; 
          opt1.Grid = 'on'; 81 
 
          opt1.Xlim = ([0.1 100000]); 
   
   % Create Bode plot for open loop frequency response of Gc the 
controller 
  %with the options specified by opt1 
         figure(2); 
         % subplot(2,1,2),  
         bodeplot((Gc),opt1); 
          
  opt2 = bodeoptions; 
  % freq units are hertz, freq scale is log, mag units are db 
  % grid is on, set title, x and y labels,between 0.1 and 100000 Hz 
           
          opt2.Title.String = 'Bode plot of the closed loop frequency 
response of the converter system under feedback control'; 
          opt2.FreqUnits = 'Hz'; 
          opt2.FreqScale = 'log'; 
          opt2.MagUnits = 'db' ; 
          opt2.Grid = 'on'; 
          opt2.Xlim = ([0.1 100000]); 
  
  % Bode plot of the closed loop frequency response of the converter 
system under 
  %feedback control 
          figure(3); 
          bodeplot((GLC),opt2); 
           
  opt3 = nyquistoptions; 
  % freq units are hertz, set title 
           
          opt3.Title.String = 'Nyquist plot for the power stage open 
loop transfer function'; 
          opt3.FreqUnits = 'Hz'; 
          opt3.Grid = 'on'; 
   
  % produce Nyquist plot for the power stage open loop transfer 
function 
  figure(4); 
  nyquist((GPS),opt3); 
   
  opt4 = nyquistoptions; 
  % freq units are hertz, set title 
           
          opt4.Title.String = 'Nyquist plot for the system controller 
open loop transfer function'; 
          opt4.FreqUnits = 'Hz'; 
   
 % produce Nyquist plot for the system controller open loop transfer 
 % function 
  figure(5); 
  nyquist((Gc),opt4); 
  
  opt5 = nyquistoptions; 
  % freq units are hertz, set title 
           
          opt5.Title.String = 'Nyquist plot system closed loop 
transfer'; 
          opt5.FreqUnits = 'Hz'; 
           
  % produce Nyquist plot system closed loop transfer function  
  figure(6); 82 
 
  nyquist((GLC),opt5); 
   
  opt6 = pzoptions; 
  % freq units are hertz, set title 
           
          opt6.Title.String = 'Pole-zero map for the system power 
stage open loop transfer function'; 
          opt6.FreqUnits = 'Hz'; 
           
  % produce Pole-zero map for the system power stage open loop 
transfer 
  % function 
  figure(7); 
  pzmap((GPS),opt6); 
   
  opt7 = pzoptions; 
  % freq units are hertz, set title 
           
          opt7.Title.String = 'Pole-zero map for the system controller 
open loop transfer function'; 
          opt7.FreqUnits = 'Hz'; 
   
  % produce Pole-zero map for the system controller open loop transfer  
  % function 
  figure(8); 
  pzmap((Gc),opt7); 
   
  opt8 = pzoptions; 
  % freq units are hertz, set title 
           
          opt8.Title.String = 'Pole-zero map for the system closed 
loop transfer function'; 
          opt8.FreqUnits = 'Hz'; 
   
  % produce Pole-zero map for the system closed loop transfer function  
  figure(9); 
  pzmap((GLC),opt8);  
   
  %evaluate the Response of the closed loop to a step input  
  figure(10); 
  step(GLC),grid ; 